




Ch 1 Microprocessor (Introduction)



Control- processing Unit (cpu) \equiv Machine



→ cpu components

iii ALU

2 Cu (Control Unit)

تنظيم وظائف الجهاز


3 Registers level 1 cache

→ cpu functions:


1- Execute arithmetic & logic instruction
(Fetch - decode - execute)

→ Manage the program flow (make decisions)

* Zero * negative * overflow ...



→ Transfer Data between itself and memory



Buses: group of Common wires connect between parts of device.


1 Address Bus : →
 $k \text{ bit} \rightarrow 2^k \text{ devices.}$

2 Data Bus : ↔
 MP ← كلما زاد معدل نقل البيانات من وإلى الـ MP

3 Control Bus : ↔
 devices ↔ MP

← ينقل Control signal
 كلما زاد كلما كان أفضل

Draw the block diagram of a computer system showing the address, data and control bus signal?



* Simple Control Signal

- \overline{MWIC} memory write control signal
- \overline{MRDC} memory read control signal
- \overline{IOWC} I/O write control signal
- \overline{IORC} I/O read control signal.

→ MP → device المعالج إلى الجهاز

- 1- MP → send address
- 2- Control signal \overline{MRDC}
- 3- Data transfer.

The Memory System is divided into "3 main points"

- 1- Transient program area. (TPH)
- 2- System Area
- 3- extended memory system (XMS)

II

→ holds

→ The length of TPA is 640 KB

→ programs → Interrupt vector

Ch2 : The Microprocessor & Its Architecture

8 bit	16bit	8 bit	
AH	AX	AL	Accumulator
BH	BX	BL	Base Index
CH	CX	CL	Count
DH	DX	DL	Data
	SP		Stack Pointer
	BP		Base Pointer
	DI		Destination Index
	SI		Source Index

IP
FLAG

CS	Code Segement
DS	Data Segement
ES	Extra Segement
SS	Stack Segement
FS	
GS	

special purpose.

Programming Model OF The Intel 8086 Pentium 4

32 bit		8bit	16bit	32bit	
EAX		AH	AX	AL	Accumulator
EBX		BH	BX	BL	Base Index
ECX		CH	CX	CL	Count
EDX		DH	DX	DL	Data
ESP		SP			Stack Pointer
EBP		BP			Base Pointer
EDI		DI			Destination Index
ESI		SI			Source Index

/	IP	Instruction Pointer
/	FLAGS	Flags

CS	Code
DS	Data
ES	Extra
SS	Stack
FS	
GS	

The Programming Model OF The Intel 80386 Pentium 4

كل 4 bit في الشافي يغطي 1 bit في السادس عشر
 20 bit → (xxxxx) Hexa.

Real Mode

Segment	OP Set	Special Purpose
CS	IP - EIP	Instruction address
SS	^① SP or ^② BP ESP / EBP	Stack address
DS	BX, DI, SI 8bit } numbers 16bit }	Data address
ES	DI, EDI For String Instructions	String destination address
FS - GS	No default	General address.

Programming Model

program Visible

- They are used during app-prog
- Ex: EAX, AX, AI, EBX ...
- Mov AX, BX

program invisible

- not addressed directly during app-prog
- only 80286 - P4
- Contain this type
- ex: FIAG, EFIAG
- SUB AX, BX بعد تنفيذ أمر

Purpose of use

General purpose

EAX, EBX

Hold Data address or off set +

البدء عن البداية

int x = 3
↑ ↑
address data

Special purpose

CS, DS, ES, SS

Addressing modes (How the memory is accessed)

Addressing mode ← كثيره لكنهم طرق تنظيم البيانات داخل الذاكرة
وتطبيقها الوصول إلى الذاكرة

- 1 - Real mode 1 MB only
- 2 - Protected mode upto 4GB

« Real mode »

→ Accumulator EAX, AX, AL, AH

can be used as 32 bit → EAX , 16 → AX , 8 bit → AH, AL

II Special purpose :

← طرف أساسي في عمليات الضرب والقسمة

→ Div AX, BX

$$: \frac{AX}{BX}$$

AX : يوضع به الجزء الصحيح

DX : (Data register) يوضع به باقي القسمة "الكسر"

→ Mux ¹⁶AX, ¹⁶BX

→ Mux EAX, EBX

16 * 16 → 32 bit

32, 32

DX
high bytes

AX
low bytes

EDX
high bytes

EAX
low bytes

Base Index

Can be used as 32 bit \rightarrow EBX , 16 bit \rightarrow BX
8 bit \rightarrow BH , BL

General purpose \rightarrow hold off set For Data Segement

Note : In Real Mode

We have 64 KB processor , 5 bit memory

\rightarrow To access the memory التوصيل للذاكرة
 \leftarrow من الـ processor

$$64K = 2^6 \cdot 2^{10} = 2^{16}$$

(16 bit)₂ \rightarrow (4 bit)_{Hexa.}

\rightarrow From 4 bit processor how to reach 5 bit memory
we add zero From the left side to Base

\rightarrow to reach to any address in the memory we need Base and off set
البيانات Base is in Code Segement

$$\text{Current address}_{(\text{real})} = (\text{CS})_0 + \text{off set}$$

Ex: $\text{CS} = 4000 \text{ Hex}$, $\text{IP} = 2342$

Solution

$$\text{Current address} = (\text{CS})_0 + \text{IP} = 40000 + 2342 = 42342 \text{ Hex}$$

Count

To Count in any process with loop we need big register

loop CX , ECX

Repetition CX

Shift CL

we need small number of loops

Data

Can be used as 32 bit \rightarrow EDX 16 bit \rightarrow DX

8 bit \rightarrow DH, DL

General purpose \rightarrow Div, Mux الغرب والقسمه

Stack pointer

Can be used as 16 bit \rightarrow SP

hold the off set of stack segment (SS) \leftarrow الأولويه له

Base pointer

Can be used as 16 bit \rightarrow BP

used as off set for stack segment (SS)

Destination Index

Can be used as 16 bit \rightarrow DI

له الأولويه بعد BX

hold the off set of Data segment

Source Index

Can be used as 16 bit \rightarrow SI

له الأولويه بعد DI


hold the off set of Data segment

Instruction Pointer

Can be used as 16 bit \rightarrow IP

hold the off set of current instruct to be excuted (in Code segment)

Flag . invisible



Can be used as 16 bit

- 32 bit

→ Help microprocessor to take the correct way

① Over Flow happened when

$$\begin{array}{lcl}
 \rightarrow +ve + +ve & = & -ve \\
 \rightarrow -ve + -ve & = & +ve
 \end{array}$$

② Carry (C)

$$\begin{array}{r}
 11111010 \\
 \text{Carry } 11101110^+ \\
 \text{① } \leftarrow 11101000
 \end{array}$$

③ Parity (P)

1 → number of one's is even

0 → number of one's is odd

تستفيد من هذا عندما يتم نقل Data من مكان لاخر نتأكد من أن Data تم نقلها بدون فقد حيث اذا كان عدد 1 زوجي بعد النقل وكذلك Parity فان النقل تم بالصورة المطلوبة والعكس يكون فيه فقد في Data

Ex: SS = 3245 H

BP = 2342

Sol

Base address = 33450 H

Current address = 33450 + 2342 = 35792

Ending address = Starting + FFFF


= 33450 + FFFF

7

Processor $\xrightarrow[2 \text{ modes}]{\text{access}}$ Memory

① Real Mode

- access 1st MB memory
- run only one application
- DOS



Memory

⇒ How to access memory?


$$EA = (Base)_0 + \text{offset}$$

Base (starting) & Offset

DS	→	BX, DI, SI
SS	→	SP, BP
ES	→	DI
CS	→	IP

② Protected Mode. (80286 and above)

- access up to 4GB
- run more one application.
- GUI windows, linux




Memory

up to 4GB

⇒ How to access memory?


1- Selector: Choose One of descriptors



2- Descriptor

- each descriptor 8 byte.
- There are 8192 descriptor for every application
- → local Descriptors: describe local applications
- → Global Descriptors: describe global applications.
- Know us
 - ① Base: application start in memory
 - ② limit: the depth of the end from base
→ $\text{end} = \text{Base} + \text{limit}$
 - ③ access right →
 - a- Code
 - b- data
 - c- priority

Application




Tr

Descriptors

Global Descriptor	Local Descriptor.
- describe Global applications	- describe local applications.
- 8192 descriptor (number)	- 8192 descriptor (number)
- each descriptor 8 byte (size of each one in memory)	- each descriptor 8 byte (size of each one in memory)
- Total size = $\frac{8 \text{ byte} \times 8192}{1024} = 64 \text{ KB}$	- Total size = $\frac{8 \text{ byte} \times 8192}{1024} = 64 \text{ KB}$
- each descriptor describe <ul style="list-style-type: none"> • Base • limit • access right 	- each descriptor describe <ul style="list-style-type: none"> • Base • limit • access right


← Processor 8 عتبات سوئی Registers تي يصل الي البتاره
 وبالتالي يكون الاختلاف بين Real mode و protected mode
 في طريقة تفسير ما يراجل Registers حيث في Real mode
 $EA = (Base) + offset$ وفي protected mode كالآتي



① Priority bits

0 0	← high priority
0 1	
1 0	
1 1	← low priority

← If the processor work with any program with 00 priority and get an interrupt from another program with 01 priority the processor will still work with the first program but if the 1st program is with 11 priority and get an interrupt the



- We Know
- ① the type of descriptor (global - local)
 - ② the number of descriptor (one of 0 to 8191)
 - ③ Priority bits

From Register


- △△ We Can Know
- ① Base
 - ② limit
 - ③ Access right
- From Descriptor ← which we get From register.

Example:

CS = 2075 H

0 0 1 0 0 0 0 0 0 1 1 1 0 1 0 1

T=1 local descriptor



السؤال: أين تقع جداول descriptor ؟

① لو في processor

② لو في Memory : كيف وأين تستخدم الوصول الى الذاكرة ومن ان هنا access الذاكرة مرتين

③ Cash Memory : ذاكرة بين processor و main memory

لتسريع عمل processor ومساعدتها بصفحة توضع بها البيانات المكررة ولكنها هنا هي الحل الأمثل حيث توضع بها الأجزاء المتكررة

→ Cash Memory → level 1 : in processor

→ level 2 : between memory and processor

The Descriptor Formats For 80286 P4 microprocessor


7	00000000	00000000	6
5	Access rights	Base (B23-B16)	4
3	Base (B15-B0)		2
1	limit (L15-L0)		0

The Descriptor Formats For 80386/80486/P/P Pro/P11 microp.

7	Base (B31-B24)	G	D	0	A	limit (L19-L16)	6
5	Access rights	Base (B23-B16)					4
3	Base (B15-B0)						2
1	limit (L15-L0)						0

Ch 3 : Addressing modes (Real Mode)


1] Immediate Addressing Mode



Examples



Mov BL, 44 , Mov BH, 44H
Mov CL, 10011110 B
Mov ECX, FC23F34EH

2] Register Addressing Mode.



Mov CL, BL (✓)
Mov CX, BX (✓) | Mov CS, BX (X)
Mov EAX, EBX (✓) |
Mov DS, CX (✓) | Mov BX, CS (✓)
Mov DS, CS (X) |


3] Direct Addressing Mode



Direct	Displacement
Mov AL, Num	Mov CL, Num
Mov AX, Num	Mov CX, Num
Mov Num, AX	Mov EBX, Num
Mov EAX, Num	Mov DX, [1023]



4] Register Indirect Addressing Mode

↳ (BP, BX, SI, DI)





Mov AX, [BX]
Mov [BP], DL
Mov EDI, [DI]
Mov [BX], [ESP] (X)

5] Base_plus_Index Addressable Mode



Mov DX, [BX + DI]
Mov WORD PTR [BX + DI], DX


6] Register-Relative Addressable Mode



Mov AX, [BX + 1000]
Mov AX, 1000 [DI]
Mov WORD PTR [BX + 1000], AX

7] Base-relative plus Index Addressable Mode

Used in two dimension Array



Mov WORD PTR 1000 [BX + DI],
Mov DH, [BX + DI + 20H]

Effective Address (EA)

No EA

Notes

()₁₀ عشري
()₈ ثنائي Binary
()₁₆ السادس عشر
Characters

8 ↔ 8
16 ↔ 16

R_{source} (Rs)

Register الذي نحصل منه على البيانات


R ↔ R has the same size
لا يجوز بأي حال من الأحوال تغيير Code segment (CS) الذي يحتوي على عنوان الذاكرة داخل الذاكرة ولذلك لا يجوز النقل من الذاكرة إلى آخر

$$E.A = \text{memory} = \text{Num}$$

⇒ EA هو المكان الذي نضع به أو نأخذ منه البيانات ولا يتأثر بنوع Instruction أو بمعنى أصح لا يتأثر بنوعه

1 → Memory Byte addressable

ترقمه Byte by Byte



little endian assignment

$$EA = (\text{seg})_{16} + \text{offset}$$

$$\textcircled{1} EA = (DS)_{16} + BX$$

$$\textcircled{2} EA = (SS)_{16} + BP \quad \textcircled{3} EA = (DS)_{16} + DI$$

عند نقل بيانات من Register إلى Memory لا بد من تحديد المساحة المطلوبة لتخزين البيانات بها حيث أن Memory byte addressable

Mov [BX], AL ← يتم تحديد مساحة التخزين
أيتم التعديل إلى

Mov Byte PTR [BX], AL

Mov Word PTR [BX], AL

Mov DWord PTR [BX], AL

يظل effective address ثابت

$$EA = (DS)_{16} + BX + DI$$

Starting address


$$EA = (DS)_{16} + BX + 1000$$

عند نقل بيانات من Memory إلى Register لا تحدث المساحة للتخزين ولا توجد مشاكل

$$EA = (DS)_{16} + BX + DI + 1000$$

Ch 3 : Addressing modes (Real Mode)


1 Immediate Addressing Mode



Examples



Mov BL, 44 , Mov BH, 44H
Mov CL, 10011110 B
Mov ECX, FC23F34EH

2 Register Addressing Mode.



Mov CL, BL (✓)
Mov CX, BX (✓) | Mov CS, BX (x)
Mov EAX, EBX (✓) |
Mov DS, CX (✓) | Mov BX, CS (x)
Mov DS, CS (x) |


3 Direct Addressing Mode



Direct	Displacement
Mov AL, Num	Mov CL, Num
Mov AX, Num	Mov CX, Num
Mov Num, AX	Mov EBX, Num
Mov EAX, Num	Mov DX, [023]

4 Register Indirect Addressing Mode


↳ (BP, BX, SI, DI)



Mov AX, [BX]
Mov [BP], DL
Mov EDI, [DI]
Mov [BX], [ESP] (X)

5 Base-Plus-Index Addressable Mode


EBX ↔ BX ESI ↔ SI
EBP ↔ BP EDI ↔ DI
use with one dimension array



Mov DX, [BX + DI]
Mov WORD PTR [BX + DI], DX

6 Register-Relative Addressable Mode


↳ BP, BX, SI, DI ↳ offset مكان في الذاكرة
EBP, EBX, ESI, EDI



Mov AX, [BX + 1000]
Mov AX, 1000 [DI]
Mov WORD PTR [BX + 1000], AX

7 Base-relative plus Index Addressable Mode

Used in two dimension Array



Mov WORD PTR 1000 [BX + DI], A
Mov DH, [BX + DI + 20H]

Effective Address (EA)

Notes

No EA

()₁₀ عشري
()₈ ثنائي
()₁₆ السادس عشر
Charactes

R_{source} (R_s)

Register الذي نحصل منه على البيانات

R ↔ R has the same size 8 ↔ 8
16 ↔ 16
لا يجوز بأي حال من الأحوال تغيير Code segment (CS) الذي يتولى على عنوان الذاكرة وam داخل الذاكرة ولذلك لا يجوز النقل من segment الى آخر

E.A = memory = Num
⇒ EA هو المكان الذي نضع به أو تأخذ منه البيانات ولا يتأثر بنوع Instruction أو بمعنى أوضح لا يتأثر بنوع

1 → Memory Byte addressable
مترقه Byte by Byte
2 →
FFFFF AL 33 30 Num
high low AX 80 70
00000
little endian assignement

$$EA = (seg)_0 + offset$$

$$① EA = (DS)_0 + BX$$

$$② EA = (SS)_0 + BP \quad ③ EA = (DS)_0 + DI$$

← عند نقل بيانات من Register الى Memory لابد من كبر المساحة المطلوب تخزين البيانات بها حيث أن Memory byte addressable
لم يتم كبر مساحة التخزين ←
لذا يتم التعديل الى ←

$$EA = (DS)_0 + BX + DI$$

Starting address

Mov Byte PTR[BX], AL
Mov Word PTR[BX], AL
Mov DWord PTR[BX], AL

$$EA = (DS)_0 + BX + 1000$$

ويخل effective ثابت address

$$EA = (DS)_0 + BX + DI + 1000$$

← عند نقل بيانات من Memory الى Register لا نحدد المساحة للتخزين ولا توجد مشاكل

Ch 4: Data Movement Instructions

2

- 1- Assembler & Deassembler
- 2- Stack (push, pop)
- 3- Instructions

Assembler & Deassembler


Hint: Assembler: transform the assembly Code to machine Code

Deassembler: transform the machine Code to assembly Code


→ Modes of Instruction

III 16 bit Instruction mode (8086)

→ machine Code (0's, 1's)




II 32-bit Instruction mode (80386 above)



To transform from assembler to deassembler follow this steps

II

Operand Size	Address Size	mode
66 H X	67 H X	- 16-bit instruction mode with its default (8 - 16 bit) registers <div style="display: flex; justify-content: space-around; width: 100px;"> <div>↑ w=0</div> <div>↑ w=1</div> </div>
✓	X	- 16 bit instruction but works with (8 - 32 bit) registers. <div style="display: flex; justify-content: space-around; width: 100px;"> <div>↑ w=0</div> <div>↑ w=1</div> </div>
✓	✓	- 32 bit instruction works with its default (8 - 32 bit) register <div style="display: flex; justify-content: space-around; width: 100px;"> <div>↑ w=0</div> <div>↑ w=1</div> </div>
X	✓	- 32 bit instruction but works with (8 - 16 bit) registers. <div style="display: flex; justify-content: space-around; width: 100px;"> <div>↑ w=0</div> <div>↑ w=1</div> </div>



→ Opcode: has machine Code of the instruction (Mov, Sto, swap)
we get this Code From the table


like Mov → 100010

→ D → D=1 (when we transfer From Memory to register)

→ D=0 (when we transfer From register to Memory)

→ W → W=1 (word / Dword)

→ W=0 (Byte)



→ MOD: Its machine Code Can be get From this table

MOD	Function	Ex:
00	No Displacement	Mov AL, [DI]
01	8-bit sign-extended displacement	Mov AL, [DI+2]
10	16-bit displacement	Mov AL, [DI+1000]
11	R/M is a register	

← R/M is memory

→ REG: Its machine Code can be get From this table

Code	W=0 (Byte)	W=1 (Word)	W=1 (Dword)
000	AL	AX	EAX
001	CL	CX	ECX
010	DL	DX	EDX
011	BL	BX	EBX
100	AH	SP	ESP
101	CH	BP	EBP
110	DH	SI	ESI
111	BH	DI	EDI

Code	Seg
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS

→ R/M → to get the code of R/M at first we want to know if R/M is Memory or Register that depend on MOD

IF MOD = 11 % R/M is registers
we can get its Code From register table.

Code	W=0 (Byte)	W=1 (word)	W=1 (Dword)
000	AL	AX	EAX
001	CL	CX	ECX
010	DL	DX	EDX
011	BL	BX	EBX
100	AH	SP	ESP
101	CH	BP	EBP
110	DH	SI	ESI
111	BH	DI	EDI

IF MOD = (00, 01, 10) % R/M is Memory
we can get its Code From this table

R/M Code	Addressing mode	Function
000	DS: [BX+SI]	DS: [EAX]
001	DS: [BX+DI]	DS: [ECX]
010	SS: [BP+SI]	DS: [EDX]
011	SS: [BP+DI]	DS: [EBX]
100	DS: [SI]	uses scaled-index byte
101	DS: [DI]	SS: [EBP]*
110	SS: [BP]* special addressing mode	DS: [ESI]
111	DS: [BP] 16-bit R/M memory addressing mode	DS: [EDI]
		32-bit addressing mode selected by R/M

[4] Displacement

① 1 byte ☐ → Put as it *use 1 register*
ex: 1 → 01, 21 → 21

② 2 byte ☐ ☐ → Swap high, low

ex: 1234 → 3412

ex: 123 → 2301

Stack (pop & push)

⇒ The PUSH and POP instructions are important instructions that store and retrieve data from the LIFO (last in first out) stack memory.



Stack (LIFO)

two operations

pop
يخرج عن
ويرجع
pointer

push
يُدخل عنصر
ويرجع
pointer



عندما Stack بالعناصر
وضع عنصر آخر بها يحدث
cycle nature
أي يتم حذف ما بالعنوان الأول
وضع العنصر الجديد في مكانه



* ————— *

⇒ Push AX (✓)

محتوى AX في Stack



* Hint

22H can be put
in memory as

① Byte 22H

② word 00 22

③ Dword 00 00 22

⇒ Push 5262H (✓)

⇒ Push [BX] (X) ← ههنا لم يد المساهم التي
يخزن بها البيانات في memory

EA = (DS) * 16 + BX

The Correct

Push Byte PTR [BX] (✓)

Push (word-Dword) PTR [BX] (✓)

⇒ Push CS (✓) → ههنا لم يغير محتوى CS



is performed on bytes, words or doublewords, 16 bit value ...

POP ← stack up data

POP 2345H (X)

POP CS (X) → we mustn't change CS

POP BX (✓) →




high address → high byte
low address → low byte

2) Then $SP = SP + 2$

POP Byte PTR [BX]

$EA = (DS)_0 + BX$




Instructions

- LEA
- LDS, LSS, LFS, LGS, LES
- * off set
- LODS, STOS, MOVS, INS, OUTS.
- * IN, OUT
- * X CHG
- * BSWAP
- * CMOS

⇒ II LEA (load effective address)

ex: LEA AX, Numb ≡ Mov AX, off set Numb

هذا الأمر يحل وضع بعد المكان Numb عن البداية في AX





ex: LEA BX, [DI] → $EA = (DS)_0 + DI \neq MOV BX, off set [DI]$ (X)

→ LDS

ex: LDS BX, [DI]

$EA = (DS)_0 + DI = xxxxx$



← يتم تحديد بداية العنوان من EA
← تأخذ من memory بيانات فيها حجم المكان التي سوف توضع به

Init

bit
byte = 2

في المثال BX محمله بت 16 bit
4 byte : تأخذ مكانين من الذاكرة وتضعهم في BX بحيث يوضع العنوان



الاول من الذاكرة في byte low والمكان الثاني في high byte حيث
ثم تأخذ العنوانين التاليين وتضعهم في DS حيث

أن الأمر LDS


→ LSS

ex: LSS EAX, [BX+DI]

$EA = (DS)_0 + BX + DI = xxxxx$




where EAX → 32 bit



→ LES

ex: LES BX, [DI]


$EA = (DS)_0 + DI = xxxxx$



→ LFS

ex: LFS BX, [DI]



$EA = (DS)_0 + DI = xxxxx$



→ LGS

ex: LGS BX, [DI]

$EA = (DS)_0 + DI = xxxxx$




CS EAX, [DI] (X)

because CS mustn't be changed.

String Instructions


LODS, STOS, MOVS, INS, OUTS

These instructions depend on direction




D=0 → autoincrement mode
يسير في اتجاه زياده العنوان

D=1 → autodecrement mode
يسير في اتجاه نقص العنوان




II LODS

تأخذ من memory وتضع في accumulator
ثم تزداد offset أو قلته حسب D




LODSB → byte
LODSW → word
LOSD → double word

LODS list → byte (DB)
LODS Dword → word (DW)
LODS FWORD → double word (DD)



and can be Signed integer (IMUL) or Unsigned




ex: DS=1000H, SI=1000H, D=0
execute LOOSW then LODSD

Solution

$$EA = (DS)_0 + SI = 10000 + 1000 = 11000$$

$$SI_{\text{new}} = SI_{\text{old}} + 2 \text{ bit} = 1002$$

AX [90 | 50]



To execute LODSD

$$SI = 1002, DS = 1000, D = 0$$

$$EA = 10000 + 1002 = 11002$$


EAX [7 | 6 | 5 | 0]

$$SI_{\text{new}} = SI_{\text{old}} + 4 \text{ bit} = 1002 + 4 = 1006$$

$$\text{If } D=1 \quad SI_{\text{new}} = SI_{\text{old}} - \begin{matrix} 1 \rightarrow \text{byte} \\ 2 \rightarrow \text{word} \\ 4 \rightarrow \text{Dword} \end{matrix}$$

[2] STOS

memory (أمن) accumulator وضع في



مكرر أو يقلل حسب D

STOSB, STOSW, STOSD

STOS list (DB), STOS list2 (DW)

STOS list2 (DD)

[3] MOVZX

زود باق بيانات Register

ب اضا zeros

MOVZX

زود باق المساحة (Memory)

بنفس القدر من الاشارة

[4] XCHG

Both places must have the same size

CS mustn't be change

Examples:

XCHG AL, CL (✓)

XCHG CX, BP (✓)

XCHG Data, AX (✓)

XCHG DS, ES (X)

XCHG CS, AX (X)

[5] BSWAP

Work only with 32 bit registers
(80486 → P3, P4)

EAX [50 | 20 | 30 | 40] before

EAX [40 | 30 | 20 | 50] after

[6] CMov (Conditional Mov)

نقل مشروط

CMOVZ → هذا الأمر معناه

1- ابري خانه Z في Flag

0 = Z لا يفعل شيء

1 = Z ينقل

ex: CMovZ AX, BX

IF Z=1 ∴ AX = BX

else Do nothing

→ CMovC → check Carry

IF C=1 → Move

else Do nothing

→ CMovNC → check No Carry

IF C=0 → Move

else Do nothing

Ch 5

Arithmetic & Logic Instruction

① Arithmetic

Binary operator
 → ADD
 ADC
 SUB
 SBB
 Unary operator
 → INC
 DEC
 MUL
 IMUL
 DIV
 IDIV
 CMP
 JA, JB, JAE
 JBE, JE, JNE

② Logic

AND
 OR
 NOT
 NEGATE
 TEST
 XOR
 BT
 BTC
 BTS
 BTR
 Shift
 Rotate

(logical) unsigned numbers
 → SHL (*2)
 → SHR (/2)
 (Arithmetic) signed numbers
 → SAL
 → SAR

Without Carry
 → ROR
 → ROL
 With Carry
 → RCR
 → RCL

→ Arithmetic

① ADD

- ADD AL, 20H → $A_L = A_{L_{old}} + 20$ [Immediate Addressing mode] EA = No E.A
- ADD AL, BH → $A_{L_{new}} = A_{L_{old}} + BH$ [Register Addressing mode] E.A = BH
- ADD AL, NUM → $A_{L_{new}} = A_{L_{old}} + NUM$ [Direct Addressing mode] EA = NUM
- ADD AL, [BX] → $A_{L_{new}} = A_{L_{old}} + \text{place in memory (1 byte)}$ [Register Indirect Addressing Mode]
 E.A of [BX] = (DS)₀ + BX →
- ADD AX, [BX + 2000] → $A_{X_{new}} = A_{X_{old}} + \text{place in memory (2 byte)}$ [Register-Relative Addressing Mode]
 EA = (DS)₀ + BX + 2000
- ADD EAX, [BP + SI] → $EAX_{new} = EAX_{old} + \text{place in memory (4 byte)}$ [Base plus Index Addressing Mode]
 EA = (SS)₀ + BP + SI
- ADD AX, 2000 [BX + SI] → $A_{X_{new}} = A_{X_{old}} + \text{place in memory (2 byte)}$ [Base relative plus Index Addressing Mode]
 EA = (DS)₀ + BX + SI + 2000
- ADD 2000[BX + SI], EAX → $\text{place in memory (4 byte)} = \text{place in memory (4 byte)} + EAX$
 EA = (DS)₀ + BX + SI + 2000

V.I

- ① ADD ES, DS (X)
 ② ADD [BX], [BP] (X)
 ③ ADD CS, AX (X)
 ④ ADD AX, CS (✓)
 ⑤ ADD CX, BL (X)

③ CMP (Compare)

→ We Compare between things to make another...

② ADC (add with Carry)

Carry → \boxed{C}

$$\begin{array}{r} Bx \ Bx \\ + \\ Bx \ Cx \\ \hline Dx \ Ax \end{array}$$

→ ADC AL, 20H → $AL_{new} = AL_{old} + 20H + C$

وأيضا بقى أشكال Addressing Modes مثل المثال

السابقة لـ ADD

③ SUB

→ SUB AL, 20H → $AL_{new} = AL_{old} - 20H$

وأيضا هو بقى Instructions تأخذ نفس أشكال

ADD مثل المثال السابقة لـ Addressing Modes

④ SBB

(Sub with Borrow)

Borrow : Flag في Carry هو نفس خايد

→ SBB AL, 20H → $AL_{new} = AL_{old} - 20H - C$

⑤ INC

(Add 1)


→ INC AX → $AX_{new} = AX_{old} + 1$

V.I → INC

Byte ptr
Word ptr
Dword ptr

[Bx]

$EA = (05)_b + Bx$



→ Byte $20 + 1 = 21$

→ word $8020 + 1 = 8021$

→ dword $50708020 + 1 = 50708021$

→ INC ES (x)

→ INC CS (x)

⑥ DEC


(Sub 1)

→ DEC AX → $AX_{new} = AX_{old} - 1$

→ DEC ES (x)

→ DEC CS (x)

Operators



Multiplication is performed on bytes, words or doublewords, and can be Signed Integer (IMUL) or Unsigned Integer (MUL). The product after a multiplication is always a double-width product.

	Object / type	Examples:
(7) MUL The Multiplied is always in Accumulator. So the multiplies instructions contains one operand.	Ⓐ 8 bit Multiplication - The multiplied is always in the AL register - The multiplier can be 8-bit register or any memory location. - After the multiplication, the unsigned product is placed in AX double-width product	MUL BL MUL CL MUL Temp
	Ⓑ 16 bit Multiplication - The multiplied is always in the AX register - The multiplier can be 16 bit register or any memory location. - After the multiplication, the unsigned product is placed in EAX double-width product.	MUL CX MUL word ptr [SI]
	Ⓒ 32 bit Multiplication - Only the 80386 through P4 processors multiply 32 bit doubleword. - The multiplied is always in the EAX register - The multiplier can be 16 bit register or any memory location. - The product (64 bit wide) is found in EDX-EAX where EAX contains the least-significant 32 bit of the product.	MUL ECX MUL Dword ptr [ECX]
(8) IMUL The Multiplied is always in Accumulator. - The product is in true binary form. If positive, and in two's comp. If negative, these are the same forms used to store all int and -ve signed numbers used in micropro-	Ⓐ 8 bit Multiplication - AL is multiplied by 8-bit register (ex: DH) or any memory location (ex: [BX]), the signed product is in AX	IMUL DH IMUL byte ptr [BX]
	Ⓑ 16 bit Multiplication - AX is multiplied by 16 bit register (ex: DI), - The signed product is in DX-AX	IMUL DI
	Ⓒ 32 bit Multiplication - EAX is multiplied by 32 bit register (ex: EDI) - The signed product is in EDX-EAX → Only the 80386 P4 processors multiply 32 bit double word.	IMUL EDI

Division occurs on 8- or 16-bit numbers in the 8086-80286 processor and on 32-bit numbers in the 80386 P4. These numbers are signed (IDIV) or unsigned (DIV) integers. The dividend is always a double-width dividend that is divided by the operand. There is no immediate division instruction.

any micro

	Object / type	Example
(9) DIV The Accumulator is used to store the dividend.	(a) 8-bit Division - AX register to store the dividend - The dividend is divided by the contents of any 8-bit register or memory location. - The quotient moves into AL after the division with AH containing a whole number remainder.	DIV CL DIV Byte ptr [BP]
	(b) 16-bit Division - is similar to 8-bit division except that instead of dividing into AX, the 16-bit number is divided into DX-AX, a 32-bit dividend.	DIV CX DIV NUMB
	(c) 32-bit Division - The 64-bit contents of EDI-EAX are divided by the operand specified by the instruction, leaving a 32-bit quotient in EAX and a 32-bit remainder in EDI.	DIV ECX DIV DATA2
(10) IDIV	(a) 8-bit Division - AX is divided by 8-bit register (e.g. BL), the signed quotient is in AL and the remainder is in AH.	IDIV BL
	(b) 16-bit Division - DX-AX is divided by 16-bit register (e.g. SI), the signed quotient is in AX and the remainder is in DX.	IDIV SI
	(c) 32-bit Division - EDI-EAX is divided by the doubleword contents of the data segment memory location addressed by EDI; the signed quotient is in EAX and the remainder is in EDI.	IDIV DWORD PTR [E

11/11/11

⑪ CMP

(Compare)

→ We Compare between things to make another operations depend on the relation ($<, =, >$) between these things.

→ CMP AL, BH

① AL - BH $\begin{cases} AL > BH \rightarrow \text{Result +ve Then } S=0, Z=0 \\ AL = BH \rightarrow \text{Result 0 then } Z=1 \\ AL < BH \rightarrow \text{Result -ve then } S=1, Z=0 \end{cases}$

JA $\rightarrow A > B$

JB $\rightarrow B > A$

JAE $\rightarrow A \geq B$

JBE $\rightarrow B \geq A$

JE $\rightarrow A = B$

JNE $\rightarrow A \neq B$

Note: This operation changes S and Z in flag

→ CMP AL, BH

JA Label 1

JB Label 2

Other instructions

Label 1: ...

Label 2: ...

① AL - BH

a) Result +ve $\leadsto AL > BH$

- Jump to Label 1 to do its operations, neglecting JB label 2 and the other instructions.

b) Result -ve $\leadsto BH > AL$

- Jump to Label 2 to do its operations, neglecting the other instructions.

c) If AL is not $> BH$ or $BH > AL$

- go to do other instructions.

→ CMP [AL], [BH] (X)

→ CMP CS, SS (X)

→ CMP CS, AX (X)

→ CMP AX, AL (X)

→ Logic

① AND

→ AND AL, 20H

assume AL = 10H

AL = 00010000

20H = 00100000 and

AL_{new} = 00000000 = 0H

② OR

→ OR AL, 20H

AL = 10H

AL = 00010000

20H = 00100000 or

AL_{new} = 00110000 = 30H

③ NOT (1's Complement)

* S → NOT Byte Ptr [BX]
word ptr
Dword ptr
*

1's complement $\rightarrow 0 \leadsto 1$
 $1 \leadsto 0$

④ NEGATE (2's Complement)

Note: 2's Complement

نقل من اليمين تنزل 0 وأول واحد 1 يعطينا
تنزله وبعدده نقل 0 إلى 1 والعكس

ex: 111010 , 001

2's Complement: 000110 , 111

*

S


*

④ TEST

→ TEST AX, 128

JZ operation

JNZ operation



يختبر الوزن الموضعي (1٠٠) طانه جدد رقمها

JZ

JNZ آخر

↓
Jump if 0

↓
Jump if no Zero

← result ?

⑤ BT

يختبر bit واحد (موجود فقط في 80386-P4)

→ BT AX, 4

Test bit position 4 in Ax.

⑥ BTC

→ BTC AX, 128

JZ op 1

JNZ op 2

→ test and Complement

← يقوم بعمل Test ل bit واحد
ثم 1 اذا كانت 0 ويحولها الى 1

2 اذا كانت 1 ويحولها الى 0

⑦ BTS

→ BTS AX, 4

Test and set bit position 4
in Ax

→ Test and Set

← يقوم بعمل Test ل bit واحد
ثم يضع لها 1

⑧ BTR

→ BTR AX, 4

Test and Reset bit position
4 in Ax

→ test and Reset


← يقوم بعمل Test ل bit واحد
ثم يضع لها 0

⑪ Shift : shift instructions position or move numbers to the left or right within a register or memory location.

*

① Unsigned (logical) numbers


→ Shift Right SHR



Ex: SHR, BX, 12 (BX is logically shifted right 12 places)

SHR ECX, 10 (ECX is logically shifted right 10 places)

→ Shift Left SHL



Ex: SHL AX, 2 (AX is logically shifted left 2 places)

SHL AL, 2 assume AL = 22H

AL


0	0	1	0	0	0	1	0
---	---	---	---	---	---	---	---

← 0

0	1	0	0	0	1	0	
---	---	---	---	---	---	---	--

② Signed (Arithmetic) numbers

→ Shift Right SAR



Ex: SAR SI, 2


(SI is arithmetically shifted right 2 places)

SAR EDX, 14

(EDX is arithmetically shifted right 14 places)

← في هذا النوع لابد من الحفاظ على الإشارة ثابتة

→ Shift Left SAL



SAL AL, 2 assume AL = 22H

AL

0	0	1	0	0	0	1	0
---	---	---	---	---	---	---	---


AL

0	0	0	0	0	1	0	
---	---	---	---	---	---	---	--

(1) Rotate: the information in a register or memory location, either from one end to another or through the Carry Flag.

1) Rotate without Carry


→ Rotate Right ROR



Ex: ROR WORD PTR [BP], 2

(the word contents of the stack segment memory location addressed by BP rotate right 2 places)

→ Rotate Left ROL




Ex: ROL SI, 14 (SI rotates left 14 places)

ROL ECX, 18 (ECX rotates left 18 places)


2) Rotate With Carry

→ Rotate Right RCR



Ex: RCR AH, CL (AH rotates right through Carry the number of places specified by CL)

→ Rotate Left RCL



Ex: RCL BL, 6 (BL rotates left through Carry 6 places)